

# Ashling Product Brief APB219

v1.0.8, 28<sup>th</sup> August 2020

## Using Ultra-XD for Synopsys DesignWare ARC Cores with the MetaWare Debugger

### Contents

|           |  |    |
|-----------|--|----|
| 1.        | Introduction   | 2  |
| 2.        | Installation and Configuration                       | 3  |
| 2.1       | 32-bit versus 64-bit                                 | 3  |
| 2.2       | Windows Installation                                 | 3  |
| 2.2.1     | Windows™ USB Driver Installation                     | 3  |
| 2.3       | Linux Installation                                   | 3  |
| 2.3.1     | Ultra-XD for ARC Driver Installation                 | 3  |
| 2.3.2     | Installing Additional Required Libraries             | 3  |
| 2.3.2.1   | Centos/RHEL/Fedora Library Installation (32-bit)     | 3  |
| 2.3.2.2   | Ubuntu/Debian Library Installation (32-bit)          | 3  |
| 2.3.2.3   | Centos/RHEL/Fedora Library Installation (64-bit)     | 4  |
| 2.3.2.4   | Ubuntu/Debian Library Installation (64-bit)          | 4  |
| 2.4       | Using Ethernet with Ultra-XD                         | 4  |
| 2.4.1     | Configuring Static IP for your Ultra-XD              | 5  |
| 3.        | Debugging with MetaWare Debugger and Ultra-XD        | 6  |
| 3.1       | Connecting Ultra-XD to the Target                    | 6  |
| 3.2       | Using the MetaWare Debugger (MDB)                    | 7  |
| 3.2.1     | Getting started                                      | 7  |
| 3.2.2     | Trouble-shooting                                     | 10 |
| 3.2.2.1   | General  | 10 |
| 3.2.2.2   | Capturing Trace for Ashling Support Trouble-shooting | 10 |
| 3.2.2.3   | Ultra-XD for ARC Diagnostic Utility                  | 11 |
| 3.2.2.3.1 | Check for Ultra-XD                                   | 13 |
| 3.2.2.3.2 | Scan Chain Testing                                   | 13 |
| 3.2.2.3.3 | Memory Interface Testing                             | 14 |
| 4.        | RTT support  | 15 |
| 4.1       | Configure RTT  | 15 |
| 4.2       | Search trace   | 19 |
| 4.3       | Saving/Logging trace                                 | 20 |
| 5.        | Ultra-XD Firmware upgrade                            | 21 |
| 6.        | Conclusion   | 21 |
| 7.        | Appendix A. Ultra-XD LEDs                            | 22 |
| 8.        | Appendix B. Ultra-XD Connection                      | 23 |
| 8.1       | Trace Connector Pinning                              | 23 |
| 8.1.1     | For Synopsys Real-time Trace v1                      | 23 |
| 8.1.2     | For Synopsys Real-time Trace v2.                     | 24 |
| 8.2       | JTAG Signal Timings                                  | 25 |
| 8.3       | Trace Signal Timings                                 | 25 |
| 9.        | Appendix C. CE Notice                                | 26 |

# 1. Introduction

This Ashling Product Brief (APB219) describes the usage of Ashling's Ultra-XD with the MetaWare Debugger (MDB). Ultra-XD is a powerful high-speed trace and run-time control debug probe for embedded development on Synopsys' DesignWare ARC™ configurable RISC cores with the Real-time Trace extensions (RTT). Ultra-XD works with Synopsys' MetaWare Debugger for advanced embedded system debugging and analysis. Ultra-XD allows:

- Capture and viewing of program-flow and data-accesses in real-time, non-intrusively
- Download program from host PC to target embedded system
- Exercise program in target (go, step, halt, breakpoints, interrogate memory, registers and variables)

Synopsys' MetaWare IDE is a complete development environment for embedded C/C++ development on ARC™ and includes an Eclipse based Integrated Development Environment, Compiler, and Debugging and Analysis tools.



**Figure 1. Ultra-XD**

Ultra-XD supports Gigabit Ethernet as well as USB2.0 High-speed host connections. This APB will look at using Ultra-XD and MetaWare Debugger with the Synopsys AXS board as a target system.



**Figure 2. Synopsys AXS Board**

## 2. Installation and Configuration

### 2.1 32-bit versus 64-bit

The Ashling drivers are available in 32-bit (x86) and 64-bit (x64) binary flavours. MetaWare 2019.12 onwards is required for 64-bit support.

### 2.2 Windows Installation

To install Ultra-XD software package, run the SETUP program located on the installation CD. Follow the on-screen instructions and the setup program will install the software in the directory of your choice. By default, the software is installed in the `C:\AshlingUltra-XDforARC` directory.

#### 2.2.1 Windows™ USB Driver Installation

When you first connect Ultra-XD to your PC, you will get a **New USB hardware found** message and will be prompted to install the appropriate USB drivers. The Ashling Ultra-XD drivers are installed in your installation directory e.g. `<Installation path>\usb`. Direct the Windows **Hardware Installation Wizard** to this directory so that it can locate the necessary drivers and complete the installation. Windows only needs to perform this operation the first time you connect your Ultra-XD to the PC. The Ultra-XD USB driver is called `libusb0.sys`.




Figure 3. Ashling Ultra-XD USB Device Driver installed in Device Manager

### 2.3 Linux Installation

#### 2.3.1 Ultra-XD for ARC Driver Installation

1. Use the following command to extract the Ultra-XD software to the user home folder:  

```
$ tar xzf AshlingUltra-XDforARCVX.Y.Z-[x86/x64].tar.gz -C ~/
```

where X.Y.Z indicates the software release number.
2. To ensure the current \$USER has access to the Ultra-XD device we recommend using the Linux utility `udev`
3. Ensure `udev` is installed and running on your system by checking for the `udev` daemon process (`udevd`) eg:  

```
$ ps -aef | grep udev
```
4. Create a `udev` rules file to uniquely identify the Ultra-XD device and set permissions as required by owner/groups. An example `udev` file is supplied (`60-ashling.rules`) which identifies Ultra-XD device (by Ashling's USB product ID and Vendor ID).
5. The rules file must then be copied into the rules directory (requires root permission) e.g.:  

```
$ sudo cp ./60-ashling.rules /etc/udev/rules.d
```

#### 2.3.2 Installing Additional Required Libraries

##### 2.3.2.1 Centos/RHEL/Fedora Library Installation (32-bit)

Install the required 32-bit libraries using the following command:

```
$ yum install libstdc++.i686 glibc.i686 gtk2.i686 qt5-qtbase.i686 qt5-qtbase-gui.i686 libusb.i686
```

##### 2.3.2.2 Ubuntu/Debian Library Installation (32-bit)

Install the required 32-bit libraries using the following command:

```
$ sudo apt install libstdc++6:i386 libgtk2.0-bin:i386 qt5-default:i386 libusb-0.1-4:i386
```

### 2.3.2.3 Centos/RHEL/Fedora Library Installation (64-bit)

Install the required 64-bit libraries using the following command:

```
$ yum install libstdc++ glibc gtk2 qt5-qtbase qt5-qtbase-gui libusb
```


### 2.3.2.4 Ubuntu/Debian Library Installation (64-bit)

Install the required 64-bit libraries using the following command:

```
$ sudo apt install libstdc++6 libgtk2.0-bin qt5-default libusb-0.1-4
```

## 2.4 Using Ethernet with Ultra-XD

By default, Ultra-XD powers up in DHCP mode and will acquire an IP address automatically if connected to a DHCP network. If a DHCP network is not available, then Ultra-XD will default to a Link-local address of 169.254.1.1/16. You may configure the IP address of Ultra-XD using the **Ashling Probe Configuration** dialog which is invoked when connecting to the target as shown below:



**Figure 4. Ashling Probe Configuration of Ultra-XD**


Select the communication interface as **ETHERNET**. If your PC/laptop has multiple network adaptors, select the appropriate one via **Network Interfaces** and click the **Scan for Debug Probes** button. This will initiate a search for all connected Ultra-XDs. This will internally scan using the multicast protocol (address: 226.0.0.1, receive-port 28007 and transmit-port 28008) to find the Ultra-XD probes connected to the network. If the probe is not listed, then you must manually enter the IP address of the probe you want to use by selecting **Use Specific Debug Probe**.

An Ultra-XD probe may not be discoverable due to:

- the probe is not on the same subnet as your current host machine
- your network adapter is not configured for multi-cast
- the routers servicing your network/firewall are blocking multi-cast packets


### 2.4.1 Configuring Static IP for your Ultra-XD

You can configure a static IP address for your Ultra-XD irrespective of whether it is using USB or Ethernet as the current communication interface. Once you have done a scan, you have the probes listed. Select **Static** from the **Default Protocol** control as shown below.



**Figure 5. Configure Static IP address**

If you select **Static**, a dialog box pops up as shown below, displaying the **IP Address** and **Gateway**.




**Figure 6. Setting Static IP details**

Change the **IP address** and **Gateway** according to your settings and click **OK**.

### 3. Debugging with MetaWare Debugger and Ultra-XD

#### 3.1 Connecting Ultra-XD to the Target

Ultra-XD is designed to connect to the Target board via the supplied Target Probe Assembly (TPA) and 38-pin MICTOR extender cable as shown below (pinning for the expected 38-pin MICTOR target connector is given in Appendix B. ) :




**Figure 7. Ultra-XD connected to Target Board**


Please note the following recommended target connection sequence:

1. Ensure your target and Ultra-XD are powered off.
2. Connect **Debug Trace** on the Ultra-XD front-panel to the target's mictor connector using the TPA as shown above.
3. Power up Ultra-XD via the power button on the front-panel of Ultra-XD. The **Self-test** LED on Ultra-XD blinks orange during the self-test process followed by green during the final initialisation process. When successfully completed, the **Self-test** LED is green. See Appendix A. Ultra-XD LEDs for details on all Ultra-XD front-panel LEDs
4. Power up your target

## 3.2 Using the MetaWare Debugger (MDB)


### 3.2.1 Getting started

1. Run MetaWare Debugger (MDB)  and select **Debugger Options**




**Figure 8. MetaWare Debugger**

2. Select program files by clicking on **Program Options**




**Figure 9. MetaWare Debugger: Program Options**

3. Choose **Target selection** and select **Ashling Ultra-XD JTAG for ARC** from **Choose hardware connection type**.



**Figure 10. MetaWare Debugger: Target Selection**

4. Next select the **Ultra-XD communication DLL** by browsing to the installation directory and selecting `UXDARC.DLL` (`libashultraarc.so` in Linux)
5. The Ultra-XD JTAG frequency can be set via **JTAG frequency**. It's best to set up your system initially with a low JTAG clock frequency, such as 1MHz. Once you have established communication with the target, you can increase the JTAG clock to the highest frequency that maintains stable and consistent operation. You should not select a JTAG frequency that is more than half of the ARC processor's clock frequency.
6. Click **OK** on debugger options and then on **Debug a process or processes**
7. You will then be presented with the **Ashling Probe Configuration** dialog as follows:




**Figure 11. Probe Configuration**

Ensure you are using the correct communication interface and select **Next**.



8. The **Ashling Ultra-XD for ARC Configuration** dialog box will appear as follows:



**Figure 12. Ultra-XD for ARC Configuration**

- If your target system has multiple devices on the JTAG scan-chain then you need to specify the configuration of your scan-chain using the **Multi-core Support Configuration** group. Specify the number of **Devices on Scan Chain** and type of each device (i.e. **ARC** core or not); for devices that are not ARC cores you will need to specify the JTAG Instruction Register **IR Width** (typically, this is 4 bits). Up to a total of 128 devices are supported. By default, Ultra-XD will connect to and debug the first ARC core in the scan chain.
  - Select the appropriate **Target Options** based on whether your target device uses JTAG or cJTAG
  - **Trace Configuration** supports the following options:
    - **Trace from Power-up** allows you to trace from power-up and it requires that your boot-code enables the ARC core's RTT port out of reset via the appropriate sequence of RTT register writes. In this mode, Ultra-XD will wait until the target power is detected as on and immediately start tracing.
    - **Clear existing Trace** allows you to remove any existing trace before the new trace is captured.
    - **Enable Autolock.** High-speed trace data is routed from your ARC device pins to the mictor trace connector on your target system. Due to PCB tracking issues etc., there may be skews between trace data lines and the trace clock. These can cause setup/hold time violations and reduced eye width of trace data, which in turn can corrupt trace data being captured by Ultra-XD. To overcome this problem, Ultra-XD provides a mechanism named *AUTOLOCK* which allows automatic skew adjustment of trace data/clock lines to provide better integrity of parallel trace data captured. This option is **off** by default. Ashling recommend that you **enable** Autolock when using DDR. Autolock is not used (this setting is ignored) when using SDR.
9. Click **OK** and Ultra-XD will connect to your target. Run-time control debugging using Ultra-XD (run, stop, restart and step etc.) is now possible from the Debugger user-interface




Figure 13. Debugger Interface

## 3.2.2 Trouble-shooting

### 3.2.2.1 General

This section outlines some trouble-shooting tips when getting an error on target connection:

1. Ensure you have selected the correct options in the **Ashling Ultra-XD for ARC Configuration** as previously outlined.
2. Make sure the Ultra-XD is powered up and properly connected to both the host PC and the target as previously outlined
3. Make sure your target board is powered up
4. Check your MetaWare **Debugger Options|Target Selection**:
  - a. Make sure the **Ultra-XD communication DLL** is correct
  - b. Try using a lower JTAG clock frequency, such as 1MHz. Once you have established communication with the target, you can increase the JTAG clock to the highest frequency that maintains stable and consistent operation. You should not select a JTAG frequency that is more than half of the ARC processor's clock frequency.
  - c. Toggle the **Optimise JTAG Access** to see if this helps (recommended setting is on)
5. Ashling supply a separate Ultra-XD for ARC Diagnostic Utility (details in the next section) which allows you to test your Ultra-XD can properly communicate with your ARC based target including basic memory and testing (this can be used before using MetaWare MDB).
6. If you require support from Ashling then:
  - a. Log extra debug messages in MDB by adding the following entries to the **Debugger Options|Command-Line Options**:
 

```
-prop=trace_messages=1
-prop=trace_board_interface=1
```

 and capture to a text-file
  - b. Take a screen-shot of your MetaWare debugger settings
  - c. Send the text-file/screen-shots to Ashling at: [support@ashling.com](mailto:support@ashling.com)

### 3.2.2.2 Capturing Trace for Ashling Support Trouble-shooting

The `ash_save_trace_to_bin` command-line option allows you to capture Ultra-XD trace to a binary file for trouble-shooting issues with Ashling Technical Support.



Figure 14. Capturing Trace to a File

The trace binary file used is called `trace_data.bin` and is created in your Ultra-XD driver installation directory (e.g. `C:\AshlingUltra-XDforARC\`). Make sure you have write permissions for this directory (especially users using the Linux versions of the Ashling drivers).

You can also load trace from that file using the `ash_load_trace_from_bin` command-line option and this will be displayed in MDB.

### 3.2.2.3 Ultra-XD for ARC Diagnostic Utility

The Ultra-XD for ARC Diagnostic Utility allows you to test your Ultra-XD can properly communicate with your ARC based target. It's available under Windows™ (UXDARC.EXE) and Linux (UXDARC) and installed as per the instructions in chapter 1 (note the Linux version requires that the GTK2 libraries and QT5 libraries are installed on your PC, see [www.gtk.org](http://www.gtk.org))




Figure 15. Ashling Ultra-XD for ARC Diagnostic Utility


Before using the utility, you need to tell it what **Ashling Ultra-XD Interface DLL Location** MetaWare Debugger driver to use (UXDARC.DLL for Windows or `libashultraarc.so` for Linux).

The **JTAG Frequency** allows you to specify the JTAG frequency used by Ultra-XD for target access. It's best to set up your system initially with a low JTAG clock frequency, such as 1MHz. Once you have established communication with the target, you can increase the JTAG clock to the highest frequency that passes **Memory Interface Testing** (see section 0). **Please Note:** You should not select a JTAG frequency that is more than half of the ARC processor's clock frequency.

The **Optimised JTAG Access** allows you to optionally turn on/off checking of the JTAG status registers by Ultra-XD between successive JTAG Read and Write operations. Ashling recommend that you turn this option on (i.e. disable JTAG status register checking) as it will improve performance. However, it is strongly recommended that you verify this will work properly for your target (see section 0).


**Autoincrement JTAG Address** allows you to specify that the JTAG interface on your target ARC device does not support auto-incrementing of addresses.

Once you are happy with your settings, press **Connect**. You will then be presented with the **Ashling Probe Configuration** dialog as follows:



**Figure 16. Ashling Probe Configuration**

Ensure you are using the correct Ultra-XD and **Communication Interface** and select **Next**. The **Ashling Ultra-XD for ARC Configuration** dialog box will appear as follows:



**Figure 17. Ashling Ultra-XD for ARC Configuration**

This dialog allows you to:

- If your target system has multiple devices on the JTAG scan-chain then you need to specify the configuration of your scan-chain using the **Multi-Core Support Configuration** group. Up to a total of 1024 devices are supported. Specify the number of **Devices on Scan Chain** and type of each device (i.e. **ARC** core or not); for devices that are not ARC cores you will need to specify the JTAG Instruction Register **IR Width** (typically, this is 4 bits).
- The **Target Configuration** options allow to configure for use with JTAG or cJTAG targets

Click **OK** when you are complete. The Ashling diagnostic utility will now attempt to check for Ultra-XD as outlined in the following sections.

### 3.2.2.3.1 Check for Ultra-XD

This test verifies that Ultra-XD is connected and attempts to communicate with and configure Ultra-XD for operation with an ARC target. Progress is indicated in the **Status Messages** window.

### 3.2.2.3.2 Scan Chain Testing

The **Scan Chain Details** group shows you the **Total Number of ARCs** and the **Total IR Length** in your target (as specified via the **Ashling Ultra-XD for ARC Configuration** dialog) and allows you to perform the following tests:

- **Scan Chain Loopback Test**

This test puts the TAP controller into bypass mode (by writing the bypass instruction to the IR register) and sends out a data pattern (using the DR register) on the JTAG scan-chain (via TDI) and verifies the pattern is returned okay (via TDO). This test verifies basic JTAG communication between Ultra-XD and your target and that your target JTAG scan-chain is functional. Results from the test are shown in the **Status Messages** window. If this test fails then:

- Check that Ultra-XD is correctly connected to your target using the supplied TPA.
- Check that your target is correctly powered.
- Rerun the test (no effect) at lower frequencies (**JTAG Frequency**). Once you have established communication with the target, you can try to increase the JTAG clock to the highest frequency that passes the **Scan Chain Loopback Test**. You should not select a JTAG frequency that is more than half of the ARC processor's clock frequency.


**Note: Scan Chain Loopback Test is limited to 512 cores**

- **Read ARC ID Reg(s)**

This test attempts to read the Auxiliary Identity register of each ARC on the scan-chain. Results from the test are shown in the **Status Messages** window. If the test fails then:

- Ensure settings in the **Ashling Ultra-XD for ARC Configuration** dialog match your target.
- **Ensure the Scan Chain Loopback Test is passing (see previous section)**

The following screen-shot shows the results of a successful test:



**Figure 18. Ultra-XD Diagnostic Utility showing Scan Chain Loopback Test Results**

### 3.2.2.3.3 Memory Interface Testing

This option allows you to test target memory access via the Ultra-XD JTAG interface. Specify the **ARC** core (for Multi-core systems) and the target memory location to use via the **Memory Start Address** and **Memory End Address** controls. **Please Note:** Ensure these addresses are word aligned i.e. A1 and A0 are 0. For example:

- 0x0000 to 0x00FF is valid
- 0x0000 to 0x00F1 is not valid

Press the **Test Memory Access** button to begin the test. Progress is indicated in the **Status Messages** window. Note: the Ultra-XD driver generates random patterns for writing to memory. If this operation fails then:


- Ensure that **Scan Chain Testing** passes (see previous section).
- Rerun the test with **Optimised JTAG Access** off and at lower frequencies (**JTAG Frequency**). Once you have established communication with the target, you can try to enable **Optimise JTAG Access** and increase the JTAG clock to the highest frequency that passes **Test Memory Access**. You should not select a JTAG frequency that is more than half of the ARC processor's clock frequency.

## 4. RTT support

When used in conjunction with Ultra-XD, MDB supports real-time capture, reconstruction and display of trace, based on RTT information emitted from the target's trace port. The emitted trace data is captured by Ultra-XD, time stamped (optional), and transferred to the host PC. MDB will reconstruct the program flow based on the trace data, and display it in a readable format in its custom trace views.

### 4.1 Configure RTT


To configure RTT, right click **RTT ARC** window and select **Configure producer and RTT capture....**



**Figure 19. RTT Configuration for capturing**



The **ARC RTT configuration** window will now be shown as in the following screenshot:



**Figure 20.RTTconfiguration selection**

*Note: **DDR\_EN** above enables support for Double-Data Rate (DDR, i.e. RTT trace data is emitted from the ARC core on the rising and falling edge of the trace clock). By default, RTT trace data is only emitted on the rising edge (i.e. Single-Data Rate or SDR). The **Clock Divide** specifies the trace clock ratio relative to the processor clock (e.g. when the value is two then it is half the frequency of the processor clock).*

This dialog allows you to select the **Trace sources** and **Address filter** options. CPU trace can originate from up to six sources as follows:

- |                    |   |
|--------------------|---|
| 1. PC              | : The instruction executed  |
| 2. Memory write    | : Writing to memory from a core register.                                     |
| 3. Memory read     | : Reading memory to a core register.  |
| 4. Auxiliary write | : Store value to an auxiliary register.                                       |
| 5. Auxiliary read  | : Load value from an auxiliary register.                                      |
| 6. Core write      | : A value written to a core register as the result of a non-load instruction. |

Filtering allows you to selectively include or exclude parts of your application from tracing and an **Address filter** can be used along with any of these six sources and can be specified using Type0 to Type7 in the UI. Options include a **Range** or a **Trigger** where:


1. A **Trigger** begins tracing when the **Start** address is executed and stops tracing when the **Stop** address is executed.
2. A **Range** implies a filter and trace information is only emitted when the programming is executing between the **Start** and **Stop** addresses

**Data filter** can be configured to use:

- |                         |   |
|-------------------------|---|
| 1. Memory write         | : the value written to memory (32 or 64 bits)             |
| 2. Memory read          | : the value read from memory (32 or 64 bits)              |
| 3. Memory write/read    | : the value written or read from memory.                  |
| 4. Auxiliary write      | : the value written to the aux register                   |
| 5. Auxiliary read       | : the value read from the aux register                    |
| 6. Auxiliary write/read | : the value written/read from aux register.               |
| 7. Core write           | : the value written to the core register (32 or 64 bits). |
| 8. Core read            | : the value read from the core register (32 or 64 bits).  |




32 bit data is specified using **LSW** and 64 bit data using **LSW** and **MSW**. To acquire trace data, right click over the **RTT ARC** window and select the **Configure and acquire RTT data** option as shown below:



**Figure 21. Acquiring RTT data**

For more details on the dialog options, refer to the MetaWare Debugger Users Guide for ARC (Debugger\_Guide.pdf). This brings up the **Configure the acquisition** dialog as follows:



**Figure 22. Configure the acquisition**

This dialog allows you to acquire from the Ultra-XD or previously saved trace files.

Once captured, trace may be viewed as below:




Figure 23. RTT View

## 4.2 Search trace

You can search trace frames captured via the **Find** button and specify only the entries that match an expression using **Match** as shown below:




Figure 24. Trace Window




Figure 25. Trace showing search results

### 4.3 Saving/Logging trace

You can log/save the captured trace data to a text file using the **RTT ARC Save to File** menu as shown below:




Figure 26. Log Trace Data

## 5. Ultra-XD Firmware upgrade

Ashling Probe Configuration allows users to manually upgrade the firmware of the Ultra-XD debug probe. Manual firmware upgrade can be done through by **Upgrade Firmware to vx.y.x** (where x.y.z denotes the latest version). Upgrading when prompted is strongly recommended as newer versions of MDB (or MIDE) may not function with older versions of firmware.




Figure 27. Firmware Upgrade

## 6. Conclusion

This APB shows the debugging capabilities of Ultra-XD debug/trace probe when used in-conjunction with MDB. Powerful features such as real-time trace capture are easily configured and used from within MDB's user-interface. These features allow real-time, non-intrusive debug and analysis of your ARC processor based embedded application, thus helping you to achieve on-time delivery to market. We hope you like it! Please send your feedback to [hugh.okeeffe@ashling.com](mailto:hugh.okeeffe@ashling.com)

## 7. Appendix A. Ultra-XD LEDs

The following table describes the LEDs on the Ultra-XD:

| LED           | State           | Meaning  |
|---------------|-----------------|--|
| Self-test     | Off             | No Power connected to Ultra-XD                             |
|               | Orange Blinking | Power-On-Self-Test (POST) in progress                      |
|               | Green Blinking  | Power-On-Self-Test (POST) OK. Ultra-XD booting in progress |
|               | Green Permanent | Ultra-XD booted OK   |
|               | Red             | Internal error   |
| Target Reset  | Off             | Target reset not asserted                                  |
|               | Red Blink       | Target reset asserted                                      |
| Target Data   | Off             | No traffic between Ultra-XD and Target                     |
|               | Green           | Traffic between Ultra-XD and Target (e.g. TDI).            |
|               | Red             | Traffic between Target and Ultra-XD (e.g. TDO)             |
|               | Orange          | Traffic in both directions (normal operation)              |
| Target Status | Off             | Target reference voltage not detected.                     |
|               | Green           | Target reference voltage detected                          |
|               | Red Blink       | Target status changed e.g. go/stop or stop/go              |
| Trace Status  | Off             | Ultra-XD Trace not configured                              |
|               | Green           | Ultra-XD Trace configured (Ready)                          |
|               | Red             | Ultra-XD Trace buffer full                                 |
|               | Orange          | Trace in progress  |
| Ethernet      | Off             | Ethernet not selected                                      |
|               | Green           | Ethernet selected  |
|               | Red             | Ethernet error   |
|               | Orange Blink    | Ethernet transactions ongoing                              |
| USB           | Off             | USB not selected   |
|               | Green           | USB selected   |
|               | Red             | USB error  |
|               | Orange Blink    | USB transactions ongoing                                   |

**Table 1. Ultra-XD LEDs**

## 8. Appendix B. Ultra-XD Connection

### 8.1 Trace Connector Pinning

#### 8.1.1 For Synopsys Real-time Trace v1

Ultra-XD is designed to connect to a 38-pin MICTOR on your target board as shown in the following table. Voltages in the range 0.9V to 3.6V are supported.

| #  | JTAG/Trace Pinning | cJTAG/Trace Pinning        | Comment   |
|----|--------------------|----------------------------|---|
| 1  | -                  | -                          | No connect  |
| 2  | -                  | -                          | No connect  |
| 3  | -                  | -                          | No connect  |
| 4  | -                  | -                          | No connect  |
| 5  | GND                | GND                        | Required  |
| 6  | MCKO               | MCKO                       | Required  |
| 7  | EVTI               | EVTI                       | No connect  |
| 8  | EVTO               | EVTO                       | No connect  |
| 9  | /RESET             | /RESET                     | Optional. Required for target reset assertion (via software debugger) and detection support. This bi-directional signal is an open-drain output with an internal 470KΩ pull-up to an internal voltage equivalent to VREF. In addition, there is a 3.3Ω series resistor. See note 1. |
| 10 | -                  | -                          | No connect  |
| 11 | TDO                | TDO not required for cJTAG | Required for JTAG   |
| 12 | VREF_TRACE         | VREF_TRACE                 | Required  |
| 13 | RTCK               | RTCK                       | Optional. Required for adaptive clocking support for target systems that provide a returned TCK (RTCK). When selected, Ultra-XD will wait for RTCK before sending a subsequent TCK pulse.   |
| 14 | VREF_JTAG          | VREF_JTAG                  | Required  |
| 15 | TCK                | TCK                        | Required. See note 1.   |
| 16 | MDO7               | MDO7                       | Required for 8-bit and 16-bit trace support   |
| 17 | TMS                | TMS                        | Required. See note 1.   |
| 18 | MDO6               | MDO6                       | Required for 8-bit and 16-bit trace support   |
| 19 | TDI                | TDI not required for cJTAG | Required for JTAG. See note 1.  |
| 20 | MDO5               | MDO5                       | Required for 8-bit and 16-bit trace support   |
| 21 | /TRSTN             | /TRSTN                     | JTAG reset. Ultra-XD will pull this pin high to enable JTAG. See note 1.  |
| 22 | MDO4               | MDO4                       | Required for 8-bit and 16-bit trace support   |
| 23 | MDO15              | MDO15                      | Required for 16-bit trace support   |
| 24 | MDO3               | MDO3                       | Required for 4-bit, 8-bit and 16-bit trace support  |
| 25 | MDO14              | MDO14                      | Required for 16-bit trace support   |
| 26 | MDO2               | MDO2                       | Required for 4-bit, 8-bit and 16-bit trace support  |
| 27 | MDO13              | MDO13                      | Required for 16-bit trace support   |
| 28 | MDO1               | MDO1                       | Required for 4-bit, 8-bit and 16-bit trace support  |
| 29 | MDO12              | MDO12                      | Required for 16-bit trace support   |
| 30 | MDO0               | MDO0                       | Required for 4-bit, 8-bit and 16-bit trace support  |
| 31 | MDO11              | MDO11                      | Required for 16-bit trace support   |
| 32 | -                  | -                          | No connect  |
| 33 | MDO10              | MDO10                      | Required for 16-bit trace support   |
| 34 | -                  | -                          | No connect  |
| 35 | MDO9               | MDO9                       | Required for 16-bit trace support   |
| 36 | MSEO1              | MSEO1                      | Required for 4-bit, 8-bit and 16-bit trace support  |
| 37 | MDO8               | MDO8                       | Required for 16-bit trace support   |
| 38 | MSEO0              | MSEO0                      | Required for 4-bit, 8-bit and 16-bit trace support  |

**Table 2. RTT v1 38-way MICTOR pinning for JTAG and cJTAG**

**Note 1:** To provide a defined state on the debug-input pins to the ARC core when the Ultra-XD isn't connected, pull-up resistors should be fitted to TDI, TMS, TCK, /TRSTN, /RESET pins on the target board (typically 10KΩ).



### 8.1.2 For Synopsys Real-time Trace v2.

v2 supports both ARC Trace (ARCT) and DesignWare SoC Trace (DWT) and was released in Q4' 2018 with single and dual x8-bit NEUX AUX port support. Ultra-XD supports v2 and is designed to connect to a 38-pin MICTOR on your target board as shown in the following table. Voltages in the range 0.9V to 3.6V are supported.

| #  | JTAG/Trace Pinning | cJTAG/Trace Pinning        | Comment   |
|----|--------------------|----------------------------|---|
| 1  | -                  | -                          | No connect  |
| 2  | -                  | -                          | No connect  |
| 3  | -                  | -                          | No connect  |
| 4  | -                  | -                          | No connect  |
| 5  | GND                | GND                        | Required  |
| 6  | MCKO               | MCKO                       | Required  |
| 7  | EVTI               | EVTI                       | No connect  |
| 8  | EVTO               | EVTO                       | No connect  |
| 9  | /RESET             | /RESET                     | Optional. Required for target reset assertion (via software debugger) and detection support. This bi-directional signal is an open-drain output with an internal 470KΩ pull-up to an internal voltage equivalent to VREF. In addition, there is a 3.3Ω series resistor. See note 1. |
| 10 | -                  | -                          | No connect  |
| 11 | TDO                | TDO not required for cJTAG | Required for JTAG   |
| 12 | VREF_TRACE         | VREF_TRACE                 | Required  |
| 13 | RTCK               | RTCK                       | Optional. Required for adaptive clocking support for target systems that provide a returned TCK (RTCK). When selected, Ultra-XD will wait for RTCK before sending a subsequent TCK pulse.   |
| 14 | VREF_JTAG          | VREF_JTAG                  | Required  |
| 15 | TCK                | TCK                        | Required. See note 1.   |
| 16 | MDO_A7             | MDO_A7                     | Required for single/dual x8 AUX support   |
| 17 | TMS                | TMS                        | Required. See note 1.   |
| 18 | MDO_A6             | MDO_A6                     | Required for single/dual x8 AUX support   |
| 19 | TDI                | TDI not required for cJTAG | Required for JTAG. See note 1.  |
| 20 | MDO_A5             | MDO_A5                     | Required for single/dual x8 AUX support   |
| 21 | /TRSTN             | /TRSTN                     | JTAG reset. Ultra-XD will pull this pin high to enable JTAG. See note 1.  |
| 22 | MDO_A4             | MDO_A4                     | Required for single/dual x8 AUX support   |
| 23 | MDO_B7             | MDO_B7                     | Required for dual x8 AUX support  |
| 24 | MDO_A3             | MDO_A3                     | Required for single/dual x8 AUX support   |
| 25 | MDO_B6             | MDO_B6                     | Required for dual x8 AUX support  |
| 26 | MDO_A2             | MDO_A2                     | Required for single/dual x8 AUX support   |
| 27 | MDO_B5             | MDO_B5                     | Required for dual x8 AUX support  |
| 28 | MDO_A1             | MDO_A1                     | Required for single/dual x8 AUX support   |
| 29 | MDO_B4             | MDO_B4                     | Required for dual x8 AUX support  |
| 30 | MDO_A0             | MDO_A0                     | Required for single/dual x8 AUX support   |
| 31 | MDO_B3             | MDO_B3                     | Required for dual x8 AUX support  |
| 32 | MSEO_B1            | MSEO_B1                    | Required for dual x8 AUX support  |
| 33 | MDO_B2             | MDO_B2                     | Required for dual x8 AUX support  |
| 34 | MSEO_B0            | MSEO_B0                    | Required for dual x8 AUX support  |
| 35 | MDO_B1             | MDO_B1                     | Required for dual x8 AUX support  |
| 36 | MSEO_A1            | MSEO_A1                    | Required for single/dual x8 AUX support   |
| 37 | MDO_B0             | MDO_B0                     | Required for dual x8 AUX support  |
| 38 | MSEO_A0            | MSEO_A0                    | Required for single/dual x8 AUX support   |

**Table 3. RTT v2 38-way MICTOR pinning for JTAG and cJTAG**

**Note 1:** To provide a defined state on the debug-input pins to the ARC core when the Ultra-XD isn't connected, pull-up resistors should be fitted to TDI, TMS, TCK, /TRSTN, /RESET pins on the target board (typically 10KΩ).



## 8.2 JTAG Signal Timings

| Number | Characteristic                                | Up to 33 MHz          |                      | Up to 50 MHz          |                      | Up to 100 MHz         |                      | Unit |
|--------|---|-----------------------|----------------------|-----------------------|----------------------|-----------------------|----------------------|------|
|        |   | Min                   | Max                  | Min                   | Max                  | Min                   | Max                  |      |
| 1      | TCK Cycle Time (T <sub>c</sub> )              | 30                    | —                    | 20                    | —                    | 10                    | —                    | ns   |
| 2      | TCK Duty Cycle                                | 40                    | 60                   | 45                    | 55                   | 45                    | 55                   | %    |
| 3      | Rise and Fall Times (20%–80%)                 | 0                     | 3                    | 0                     | 1.5                  | 0                     | 1.5                  | ns   |
| 4      | /TRSTN Setup Time to TCK Falling Edge         | (0.30)T <sub>c</sub>  | —                    | (0.15)T <sub>c</sub>  | —                    | (0.15)T <sub>c</sub>  | —                    | ns   |
| 5      | /TRSTN Assert Time                            | (0.30)T <sub>c</sub>  | —                    | 2T <sub>c</sub>       | —                    | 2T <sub>c</sub>       | —                    | ns   |
| 6      | TMS, TDI Data Setup Time                      | (0.20)T <sub>c</sub>  | —                    | (0.15)T <sub>c</sub>  | —                    | (0.15)T <sub>c</sub>  | —                    | ns   |
| 7      | TMS, TDI Data Hold Time                       | (0.10)T <sub>c</sub>  | —                    | (0.15)T <sub>c</sub>  | —                    | (0.15)T <sub>c</sub>  | —                    | ns   |
| 8a     | TCK Low to TDO Data Valid (Easy Timing)       | (–0.10)T <sub>c</sub> | (0.20)T <sub>c</sub> | (–0.10)T <sub>c</sub> | (0.20)T <sub>c</sub> | (–0.10)T <sub>c</sub> | (0.20)T <sub>c</sub> | ns   |
| 8b     | TCK Low to TDO Data Valid High speed support  | –                     | T <sub>c</sub> -4    | –                     | T <sub>c</sub> -4    | –                     | T <sub>c</sub> -4    | ns   |
| 8c     | TCK Low to TDO hold time (high speed support) | 1                     | –                    | 1                     | –                    | 1                     | –                    | ns   |

**Table 4. JTAG Timings**

## 8.3 Trace Signal Timings

When running in single data rate (SDR) mode (no clock divide enabled in the ARC core Real-Time Trace (RTT)) then the below timings apply i.e. MDO timing is relative to MCKO falling:

| Number | Characteristic                     | Min                     | Max                    | Unit |
|--------|------------------------------------|-------------------------|------------------------|------|
| 1      | MCKO Cycle Time (T <sub>co</sub> ) | 5                       | —                      | ns   |
| 2      | MCKO Duty Cycle                    | 40                      | 60                     | %    |
| 3      | Output Rise and Fall Times         | 0                       | 3                      | ns   |
| 4      | MCKO low to MDO Data Valid         | (–0.10) T <sub>co</sub> | (0.20) T <sub>co</sub> | ns   |
| 5      | MCKI Cycle Time (T <sub>ci</sub> ) | 5                       | —                      | ns   |
| 6      | MCKI Duty Cycle                    | 40                      | 60                     | %    |
| 7      | Input Rise and Fall Times          | 0                       | 3                      | ns   |
| 8      | MDI Setup Time                     | (0.20) T <sub>ci</sub>  | —                      | ns   |
| 9      | MDI Hold Time                      | (0.10) T <sub>ci</sub>  | —                      | ns   |

**Table 5. Trace Timings in single-data rate mode (MDO timing relative to MCKO falling)**

When running in double data rate (DDR) mode (i.e. MCKO clock is divided down from the core clock) then the timings for MDO from MCKO are source synchronous (e.g. MDO is driven out on MCKO rising edge).

## 9. Appendix C. CE Notice

---

The **CE** mark on the back of this Ashling product indicates its compliance with the EMC (Electromagnetic Compatibility) Directive of the European Union (Directive 2004/108/EC). In accordance with this directive, this Ashling product has been tested to the following technical standards:

- EN 61326-1:2006: Electrical equipment for measurement, control and laboratory use.
- Equipment classification: Class B (domestic and light industrial)

To ensure the continued compliance of your Ashling product with the EMC directive (and to ensure that your product can be used without causing interference to, or being affected by other electronic equipment), please note the following:

- This Ashling product is intended for use in the development and test of electronic systems in a development laboratory, by suitably trained staff.
- This Ashling product has been designed to be used with a target system. It should be noted that there may be exposed electronic circuitry on the target system, thus when handling the target please note that it is possible that electrostatic discharges (ESD) can potentially cause damage to the target or, due to the cabling connection, to the Ultra-XD itself. Please exercise all the normal precautions required for electrostatic sensitive devices when handling the target system including the use of a workbench equipped to control static electricity and an anti-static wrist strap, properly connected to the workbench.
- This product is designed for use with a Personal Computer or Laptop whose electromagnetic emission and susceptibility performance comply with the EMC Directive.
- This product is designed for use with an external 12V DC supply whose electromagnetic emission and susceptibility performance comply with the EMC Directive.

*Doc: APB219-Ultra-XD(with MW).docx*