Global organizations trust Ashling to provide products and services for their business-critical operations.
Ashling presents debug solutions for the CORE-V family of RISC-V cores at the OpenHW TV event…
August, 2020 – Limerick, Ireland. Ashling, a member of the OpenHW Group and a leading supplier of high-performance embedded software and hardware development tools, presented debug solutions for OpenHW Group CORE-V family of RISC-V cores in OpenHW Group TV Episode 3 on 20th August 2020. The presentation included details on two development solutions for CORE-V: Ashling’s proprietary commercial solution “RiscFree™ IDE” and the freely available CORE-V dedicated “CORE-V IDE”….
Ashling’s RiscFree™ adds support for the new Cacheable Overlay Manager for RISC-V…
August 12, 2020 – Redwood Shores, CA and Limerick, Ireland. Ashling today announced full tools support for the new Cacheable Overlay Manager for RISC-V (ComRV) as contributed by Western Digital to the RISC-V community. ComRV allows large, feature-rich programs but only requires a small amount of RAM (executable memory). Functions and data may reside at the same RAM addresses during different points in the execution of user programs and this is handled automatically by the supplied ComRV run-time library…
Ashling’s RiscFree™ now supports Western Digital’s SweRV EH2 and EL2 RISC-V Cores…
July 9, 2020 – Redwood Shores, CA and Limerick, Ireland. Ashling a leading provider of embedded development tools announced today full tools support for the latest Western Digital’s RISC-V open source SweRV EH2 and EL2 cores on their RiscFree™ Toolchain.Western Digital’s RISC-V open source SweRV now has two new additions EH2 and EL2 which are both available to the open-source community. EH2 is a high-performance 32-bit, dual-thread, superscalar, 9-stage pipeline core with simulated performance of up to 6.3 CoreMark/MHz…